OpenAI· Hardware· San Francisco and Seattle
Hardware / Software CoDesign Engineer - 3P
Comp$342K – $555K
Classified Tasks (15)
Automate 0%Augment 73%Human-Only 27%
Augment (11)
AI assists, human decides
Co-design future hardware for programmability and performance with hardware vendors
technical
Work with kernel, compiler, and machine learning engineers to understand needs related to ML techniques, algorithms, numerical approximations, programming expressivity, and compiler optimizations
technical
Design and optimize methods to efficiently distribute large language models across devices
technical
Identify and optimize system-wide and rack-level networking bottlenecks
technical
Tailor compute pipelines and memory hierarchies of hardware platforms
technical
Simulate workloads at multiple abstraction levels to evaluate performance and behavior
technical
Assist hardware vendors in developing optimal kernels and add support for those kernels in the compiler
technical
Develop performance estimates for critical kernels across different hardware configurations and drive decisions on compute core and memory hierarchy features
analytical
Build system performance models at different abstraction levels and analyze results to drive decisions on scale-up, scale-out, and front-end networking
analytical
Collaborate with machine learning engineers, kernel engineers, and compiler developers to gather requirements and vision for high-performance accelerators
communication
Evaluate potential partners' accelerators and platforms
analytical
Human-Only (4)
Requires human judgment
Evangelize constraints to vendors to influence future hardware architectures for efficient training and inference on models
communication
Manage communication and coordination with internal and external partners
operational
Influence hardware partners' roadmaps to optimize accelerators and platforms for OpenAI workloads
leadership
Understand and influence roadmaps for hardware partners covering datacenter networks, racks, and buildings as the role expands
leadership
Job description
Hardware / Software CoDesign Engineer - 3P | OpenAI Careers ## Hardware / Software CoDesign Engineer - 3P Hardware - San Francisco and Seattle Apply now(opens in a new window) **About the Team** OpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-native silicon while working closely with software and research partners to co-design hardware tightly integrated with AI models. In addition to delivering production-grade silicon for OpenAI’s supercomputing infrastructure, the team also creates custom design tools and methodologies that accelerate innovation and enable hardware optimized specifically for AI. **About the Role** As an Engineer on our hardware optimization and co-design team, you will co-design future hardware from different vendors for programmability and performance. You will work with our kernel, compiler and machine learning engineers to understand their unique needs related to ML techniques, algorithms, numerical approximations, programming expressivity, and compiler optimizations. You will evangelize these constraints with various vendors to develop and influence future hardware architectures towards efficient training and inference on our models. If you are excited about efficiently distributing a large language model across devices, dealing with and optimizing system-wide/rack-wide networking bottlenecks and eventually tailoring the compute pipe and memory hierarchy of the hardware platform, simulating workloads at different abstractions and working closely with our partners, this is the perfect opportunity! This role is based in San Francisco, CA. We use a hybrid work model of 3 days in the office per week and offer relocation assistance to new employees. **Key Responsibilities** * Co-design future hardware for programmability and performance with our hardware vendors * Assist hardware vendors in developing optimal kernels and add support for it in our compiler * Develop performance estimates for critical kernels for different hardware configurations and drive decisions on compute core and memory hierarchy features * Build system performance models at different abstraction levels and carry out analysis to drive decisions on scale up, scale out, front end networking * Work with machine learning engineers, kernel engineers and compiler developers to understand their vision and needs from high performance accelerators * Manage communication and coordination with internal and external partners * Influence the roadmap of hardware partners to optimize them for OpenAI’s workloads. * Evaluate potential partners’ accelerators and platforms. * As the scope of the role and team grows, understand and influence roadmaps for hardware partners for our datacenter networks, racks, and buildings. **Qualifications** * 4+ years of industry experience, including experience harnessing compute at scale and optimizing ML platform code to run efficiently on target hardware. * Strong experience in software/hardware co-design * Deep understanding of GPU and/or other AI accelerators * Experience with CUDA, Triton or a related accelerator programming language * Experience driving Machine Learning accuracy with low precision formats * Experience with system performance modeling and analysis to optimize ML model deployment * Strong coding skills in C/C++ and Python * Are familiar with the fundamentals of deep learning computing and chip architecture/microarchitecture. * Able to actively collaborate with ML engineers, kernel writers, compiler developers, system engineers, chip architects/microarchitects **Preferred Skills** * PhD in Computer Science and Engineering with a specialization in Computer Architecture, Parallel Computing. Compilers or other Systems * Strong understanding of LLMs and challenges related to their training and infere